01
Latches & Flip-Flops
SR latch, D latch, D/JK/T flip-flops, edge triggering, and excitation tables — the fundamental memory elements of sequential logic.
Ready12 min read
Start →
Subject
Digital Electronics
Sequential logic fundamentals: latches, flip-flops, timing analysis, registers, counters, state machines, memory, and data conversion.
4 of 4topics readyLearn → Example → Simulate → Quiz
- 02
Timing Analysis
Setup time, hold time, propagation delay, maximum clock frequency, and metastability — the rules every flip-flop must obey.
Ready10 min readStart → - 03
Registers & Shift Registers
Parallel load, SISO/SIPO/PISO/PIPO shift registers, ring counter, Johnson counter, and LFSR — moving and storing multi-bit data.
Ready11 min readStart → - 04
Asynchronous Counters
Ripple counters, MOD-N truncation, propagation delay accumulation, and decode glitches — the simplest counters and their hidden timing problems.
Ready10 min readStart →
Share